
Figure 1
prior art

10 18 14 Program Counter 16 Prog 12 Fetch Address Mem _ 20 Stall . 46 Program Access 22 Registers 0-n 24 26 28 n-way register cntrlr Decode 1 or 2 cycles 34 non-multiply Ex 1 (Multiplier) 30 multiply 32 <u>36</u> Ex2 (ALU) Stall 46 40 42 External Memory Data Memory Access Memory 44 Write Back to Registers

Figure 2







Figure 6



Figure~7 Thread-dependant device decodes

